silicon atlasTHE HARDWARE REFERENCE
العربية
Reference/First principles
Foundations

From source to machine code

Your code becomes data flow, instructions, and a contract with the runtime.

The hardware executes the emitted instructions, not the story your source code tells.
IR

A representation for transformations.

LIVE EXPERIMENT

Follow an instruction

Runs on your device
12345678910
I1
F
D
E
M
W
I2
F
D
E
M
W
I3
F
D
E
M
W
I4
F
D
E
M
W
I5
F
D
E
M
W
I6
F
D
E
M
W
F · FetchD · DecodeE · ExecuteM · MemoryW · Writeback
Instructions6
Total cycles10
Visible cycle1

Overlap improves throughput. Dependencies introduce bubbles unless the implementation can forward or do independent work.

What this model includes

Five-stage, single-issue teaching model. Dependent mode inserts two idle issue cycles per instruction; real forwarding and hazards vary.

FOLLOW THE MECHANISM

What happens inside

1

Lower and optimize

A compiler parses source, forms intermediate representations, performs legal transformations, selects instructions, allocates registers, and emits machine code. Inlining can reveal constants and data flow. Aliasing and side effects restrict reordering. Undefined behavior in a language can invalidate the assumptions behind a seemingly obvious experiment.

2

Load or specialize at runtime

The linker resolves symbols and builds a binary; the loader maps it into a process. A JIT compiler generates code while the program runs, often specializing on observed types. Garbage collection, deoptimization, bounds checks, and warm-up can change performance without any hardware change.

PUT IT TO WORK

What this means for your code

Low-level engineer

Inspect disassembly and debug information. A microbenchmark must prevent dead-code elimination and document compiler flags and target features.

Software developer

Separate cold start from steady state. A benchmark of one small function may measure JIT warm-up or garbage collection rather than the intended work.

GO TO THE SOURCE

Read the actual specifications

These references supply the underlying contracts and implementation details. The diagrams here are simplified teaching models.

LLVM · Language referenceLLVM Project
RISC-V · ISA specificationsRISC-V International

Keep following the connection

Understood the idea? Keep a note of your progress.